



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/723,687	11/28/2000	Harish G. Patil	1662-23400JMH (PD99-2862)	7608	
22879	7590 04/07/2004		EXAMI	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD			LI, AIMEE J		
INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER	
FORT COLLINS, CO 80527-2400			2183		
·		• .	DATE MAILED: 04/07/2004	11	

Please find below and/or attached an Office communication concerning this application or proceeding.

SL

	Application No.	Applicant(s)	$\overline{}$		
	09/723,687	PATIL ET AL.	a)		
Office Action Summary	Examin r	Art Unit			
	Aimee J Li	2183			
The MAILING DATE of this communication app Period for Reply	ears on the cov r sheet with the c	orrespondence address	S		
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this commun D (35 U.S.C. § 133).	lication.		
Status					
1) Responsive to communication(s) filed on 28 Ja	nuary 2004.				
2a)⊠ This action is <b>FINAL</b> . 2b)□ This	action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)					
6)⊠ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>1,4-9,12,13,15-18,21 and 22</u> is/are rej 7)□ Claim(s) is/are objected to.	ected.				
8) Claim(s) are subject to restriction and/or	election requirement.				
Application Papers	·				
9) The specification is objected to by the Examine	r.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to the o		` '			
Replacement drawing sheet(s) including the correcting 11) The oath or declaration is objected to by the Expression is a specific to be supported to be the Expression of the correction of the c					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:		-(d) or (f).			
<ul><li>1. Certified copies of the priority documents</li><li>2. Certified copies of the priority documents</li></ul>		on No			
3. Copies of the certified copies of the prior		· · · · · · · · · · · · · · · · · · ·	e		
application from the International Bureau		a m this Hallonal Stage			
* See the attached detailed Office action for a list of		d.			
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	· <del></del>	ite atent Application (PTO-152)			
Paper No(s)/Mail Date	6)				

Application/Control Number: 09/723,687 Page 2

Art Unit: 2183

#### **DETAILED ACTION**

1. Claims 1, 4-9, 12-13, 15-18, and 21-22 have been considered. Claims 2, 3, 10, 11, 14, 19, and 20 have been cancelled as per Applicant's request. Claims 1, 4-5, 7-9, 12-13, 15-16, 18, and 21-22 have been amended as per Applicant's request.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 4-9, 12-13, 15-18, and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mallick et al., U.S. Patent Number 5,752,014 (herein referred to as Mallick) in view of Intel's Intel® IA-64 Architecture Software Developer's Manual Volume 1: IA-64

  Application Architecture (herein referred to as Intel Volume 1) and in further view of Blaner et al., U.S. Patent Number 5,649,178 (herein referred to as Blaner).
- 4. Referring to claim 1, Mallick has taught a computer system, comprising:
  - a. A processor which includes a hardware branch predictor (Mallick Abstract; column 1, lines 19-31 and 38-55; column 2, line 62 to column 3, line 9; and Figure 1); and
  - A program of software instructions executed by said processor, said software instructions including conditional branch instructions (Mallick Abstract; column 1, lines 19-31 and 38-55; column 3, line 53 to column 55, line 24; and Figure 1)

Art Unit: 2183

5. Mallick has not taught separate static branch prediction instructions. Intel Volume 1 has taught separate static branch prediction instructions (Intel Volume 1 pages 4-29 to 4-31, Branch Prediction Hints). A person of ordinary skill in the art at the time the invention was made would have recognized that the information about branch behavior provided by the branch prediction instruction improves branch prediction. Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the branch prediction

instructions of Intel Volume 1 in the device of Mallick to improve branch prediction.

- 6. In addition, Mallick has not taught a plurality of groups of static branch prediction bits, each group being configurable to provide prediction information for a separate conditional branch instruction. Blaner has taught a plurality of groups of static branch prediction bits, each group being configurable to provide prediction information for a separate conditional branch instruction (Blaner Abstract; column 2, lines 12-34 and 38-47; column 6, line 20 to column 7, line 18; and Figure 4). A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Blaner, that this improves branch prediction accuracy, thereby reducing the performance penalty caused by branch instruction execution and branch misprediction (Blaner column 1, line 48 to column 2, line 8). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the device of Blaner in the device of Mallick to improve branch prediction performance.
- 7. Referring to claim 9, Mallick has taught a processor, comprising:
  - a. Fetch logic that fetches program instructions from a source external to said processor (Mallick Abstract; column 3, line 53 to column 4, line 24; column 5, lines 1-12; and Figure 1);

Art Unit: 2183

b. A dynamic branch predictor coupled to said fetch logic, said dynamic branch predictor supplies predictions regarding conditional branch instructions to said fetch logic (Mallick Abstract; column 1, lines 19-31 and 38-55; column 2, line 62 to column 3, line 9; and Figure 1);

- c. An instruction queue coupled to said dynamic predictor, said fetch logic storing fetched instructions in said instruction queue (Mallick Abstract; column 3, line 53 to column 4, line 24); and
- d. An execution unit coupled to said instruction queue and executing instructions provided from said instruction queue (Mallick Abstract column 1, lines 19-31 and 38-55; column 2, line 69 to column 3, line 2; and column 5, lines 25-42);
- 8. Mallick has not taught said fetch logic examines fetched instructions for a predetermined register identifier that identifies that instruction as a static branch prediction instruction. Intel Volume 1 has taught said fetch logic examines fetched instructions for a predetermined register identifier that identifies that instruction (Intel Volume 1 page 4-29). In regards to Intel Volume 1, it must be determined whether a branch prediction instruction exists in order for the processor to chose whether to ignore the instruction or not and it does not matter whether the processor determines this in the fetch or not, because it functions the same. A person of ordinary skill in the art at the time the invention was made would have recognized that the information about branch behavior provided by the branch prediction instruction improves branch prediction. Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the branch prediction instructions of Intel Volume 1 in the device of Mallick to improve branch prediction.

Art Unit: 2183

٠.

9. In addition, Mallick has not taught separate static branch prediction information about a plurality of conditional branch instructions. Blaner has taught separate static branch prediction information about a plurality of conditional branch instructions (Blaner Abstract; column 2, lines 12-34 and 38-47; column 6, line 20 to column 7, line 18; and Figure 4). A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Blaner, that this improves branch prediction accuracy, thereby reducing the performance penalty caused by branch instruction execution and branch misprediction (Blaner column 1, line 48 to column 2, line 8). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the device of Blaner in the device of Mallick to improve branch prediction performance.

Page 5

- 10. Referring to claims 4, 12, and 21, Mallick has not taught
  - a. Wherein each group of static branch prediction bits comprises a pair of bits (Applicant's claims 4 and 12);
  - b. Wherein said branch prediction information comprises pairs of bits, each pair corresponding to another instructions (Applicant's claim 21)

### 11. Blaner has taught

- a. Wherein each group of static branch prediction bits comprises a pair of bits

  (Applicant's claims 4 and 12) (Blaner Abstract; column 2, lines 12-34 and 38-47;

  column 6, line 20 to column 7, line 18; and Figure 4);
- b. Wherein said branch prediction information comprises pairs of bits, each pair corresponding to another instructions (Applicant's claim 21) (Blaner Abstract;

Art Unit: 2183

column 2, lines 12-34 and 38-47; column 6, line 20 to column 7, line 18; and Figure 4).

- 12. In regards to Blaner, there are plural prediction bits (Blaner Abstract; column 2, lines 12-34 and 38-47; column 6, line 20 to column 7, line 18; and Figure 4). A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Blaner, that this improves branch prediction accuracy, thereby reducing the performance penalty caused by branch instruction execution and branch misprediction (Blaner column 1, line 48 to column 2, line 8). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the device of Blaner in the device of Mallick to improve branch prediction performance.
- 13. Referring to claims 5-6, 13, and 22, Mallick has not taught:
  - a. Wherein said prediction information includes a member selected from the group consisting of: do not use static prediction, predict taken, and predict not taken (Applicant's claims 5, 13, and 22);
  - b. Wherein each pair of prediction bits corresponds to another instruction and each pair of prediction bits is encoded as: 00 and 01 mean do not use static prediction,
     10 means predict taken and 11 means predict not taken (Applicant's claims 6).

### 14. Intel Volume 1 has taught:

a. Wherein said prediction information includes a member selected from the group consisting of: do not use static prediction, predict taken, and predict not taken (Applicant's claim 5, 13, and 22) (Intel Volume 1 page 4-30 to page 4-31, Branch Prediction Instructions).

Art Unit: 2183

b. Wherein each pair of prediction bits corresponds to another instruction and each pair of prediction bits is encoded as: 00 and 01 mean do not use static prediction, 10 means predict taken and 11 means predict not taken (Applicant's claims 6) (Intel Volume 1 page 4-30 to page 4-31, Branch Prediction Instructions). In regards to Intel Volume 1, the exact bit representations does not matter, because the functionality is the same. The exact bit representations are more of a design choice than inventive matter.

Page 7

- 15. A person of ordinary skill in the art at the time the invention was made would have recognized that the information about branch behavior provided by the branch prediction instruction improves branch prediction. Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the branch prediction instructions of Intel Volume 1 in the device of Mallick to improve branch prediction.
- 16. Referring to claims 7, 15, and 17 Mallick has not taught:
  - a. Wherein said static branch prediction bits comprises static branch prediction
     information that comprises encoded information directing the processor to ignore
     the predictions supplied by the hardware branch predictor (Applicant's claims 7 and 15);
  - b. Wherein said predetermined identifier comprises a register identifier (Applicant's claim 17).

### 17. Intel Volume 1 has taught:

Wherein said static branch prediction bits comprises static branch prediction
 information that comprises encoded information directing the processor to ignore

Art Unit: 2183

the predictions supplied by the hardware branch predictor (Applicant's claims 7 and 15) (Intel Volume 1 page 4-30 to page 4-31, Branch Prediction Instructions).

- Wherein said predetermined identifier comprises a register identifier (Applicant's claim 17) (Intel Volume 1 page 4-29).
- 18. A person of ordinary skill in the art at the time the invention was made would have recognized that the information about branch behavior provided by the branch prediction instruction improves branch prediction. Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the branch prediction instructions of Intel Volume 1 in the device of Mallick to improve branch prediction.
- 19. Referring to claims 8 and 16, Mallick has taught wherein said hardware branch predictor comprises a log in which the results of all executed conditional branch instructions are stored (Mallick column 2, lines 10-15; column 6, lines 63-67; column 7, lines 36-54; Figure 2, element 68; and Figure 3).
- 20. Referring to claim 18, Mallick has taught a method of predicting the outcome of conditional branch instructions, comprising:
  - Including a static branch predictor software instruction in a program, said branch
     prediction software instruction (Intel Volume 1 pages 4-30 to 4-31, Branch
     Prediction Instructions);
  - b. Fetching said branch prediction software instructions (Mallick Abstract; column3, line 53 to column 3, line 24; column 5, lines 1-12; and Figure 1);
  - Decoding said branch prediction software instructions to determine if said
     decoded instruction is a branch prediction software instruction (Mallick Abstract;

Art Unit: 2183

column 1, lines 19-31 and 38-55; column 2, line 62 to column 3, line 9; column 3, line 53 to column 4, line 24; column 5, lines 13-24; and Figure 1).

- 21. Mallick has not taught if said decoded instruction is a branch prediction software instruction, then using said branch prediction information for branch prediction. Intel Volume 1 has taught if said decoded instruction is a branch prediction software instruction, then using said branch prediction information for branch prediction (Intel Volume 1 pages 4-30 to 4-31, Branch Prediction Instructions). A person of ordinary skill in the art at the time the invention was made would have recognized that the information about branch behavior provided by the branch prediction instruction improves branch prediction. Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the branch prediction instructions of Intel Volume 1 in the device of Mallick to improve branch prediction.
- 22. In addition, Mallick has not taught branch prediction information configurable to pertaining to a plurality of conditional branch instructions in the program. Blaner has taught branch prediction information configurable to pertaining to a plurality of conditional branch instructions in the program (Blaner Abstract, column 2, lines 12-34 and 38-47; column 6, line 20 to column 7, line 18; and Figure 4). A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Blaner, that this improves branch prediction accuracy, thereby reducing the performance penalty caused by branch instruction execution and branch misprediction (Blaner column 1, line 48 to column 2, line 8). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the device of Blaner in the device of Mallick to improve branch prediction performance.

Application/Control Number: 09/723,687 Page 10

Art Unit: 2183

## Response to Arguments

23. Applicant's arguments with respect to claims 1, 4-9, 12-13, 15-18, and 21-22 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

- Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.
- 26. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J Li whose telephone number is (703) 305-7596. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 27. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

Page 11

28. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL Aimee J. Li April 5, 2004

> EDDIE CHAN ISORY PATENT EXAMINER INOLOGY CENTER 2100